

тоноки

UNIVERSITY



3D-IC FABRICATION WITH TSV AT THE DIE LEVEL FROM 2D-IC

Jiayi Shen and Tak Fukushima Dept. Mechanical System Eng., Tohoku Univ., JP







3D Integration/TSV is pioneered since 1994 in Tohoku Univ. by Prof. Koyanagi et al., "Vertical Buried Interconnection" & "Wafer Bonding"





HBM is originated from IEDM 2000 K.W. Lee et al., "Three-Dimensional Shared Memory Fabricated Using Wafer Stacking Technology"

World 1st demonstration of Chip-to-Wafer 3D integration is given by IEDM 2005 T. Fukushima et al.,

TSV Classification & Experimental Method









"New Three-Dimensional Integration Technology Using Self-Assembly Technique"

Via-last Wafer-level TSV Process @ GINTI (Global INTegration Initiative) "Tohoku's \$4300-mm-Wafer 3D-IC Prototyping Cleanroom"

RESULTS & DISCUSSION 1: Wafer and Chip Thinning



RESULTS & DISCUSSION 3: High-Aspect-Ratio Sputtering & Cu Filling Bottom-up Electroplating

RESULTS & DISCUSSION 4: Solder Microbump Formation & Bonding

3D-IC Prototyping based on Via-last TSV

Output layer Neuron Q......Q

To do AI calculation, traditional 2D-IC has to expand area and conventional 3D-IC has to increase # of stack layers, cyclic operation enables the huge number of multiply-accumulate processing required for deep learning with a small number of layers.

<mark>µLED array-on-Logic</mark> T. Fukushima *et al.,* IEEE EDL, 2023

<u>2012</u>

<u>IEEE T-ED, 2017</u>

and Tohoku Univ. 2021

CONLUSION

This research focuses a via-last die-level TSV formation process designed for small-batch, research-friendly, and short TAT (turnaround time) 3D-IC fabrication. This multi-die-level processing offers greater flexibility and cost-effectiveness compared to traditional wafer-level approaches. The utilization of standard magnetron sputtering, not ionized PVD, for seed/barrier layer deposition further enhances cost-efficiency and accessibility. This die-level approach demonstrates the potential for low-cost and rapid prototyping of 3D-ICs, enabling researchers to explore novel architectures and functionalities with greater ease and efficiency.

Useful Links for Technical Posters

https://www.lbc.mech.tohoku.ac.jp/

https://www.youtube.com/watch?v=3zPtmCtSOJg

SWTest Asia Conference 2024, Oct 24 to 25, 2024