

A novel memory test system with an electromagnet for STT-MRAM wafer level testing



Masaharu TSUTA*1

Takaho TANIGAWA *1, Hiroki KOIKE *1, Osamu MORI*2, Ryoichi UTSUMI *2, Naoya KOISO *2, Shigeyuki SATO *2, Tetsuo KAMIYA*3, Naoyoshi WATANABE *3, Shinichi SAKUYAMA*4, Shoji IKEDA *1, Masatomo TAKAHASHI *4, and Tetsuo ENDOH *1, *1 Tohoku Univ., *2 Toei Scientific Industrial Co., Ltd., *3 ADVANTEST Corporation, *4 Tokyo Seimitsu Co., Ltd.

Introduction

Development of test system

Measurement results using developed STT-MRAM test system

Conclusion & Future Plan

Introduction

Development of test system

Measurement results using developed STT-MRAM test system

Conclusion & Future Plan

2024/10/24

STT-MRAM as NV-Logic and NV-Working Memory Memory hierarchy



To reduce power consumption, STT-MRAM is the best choice for memory applications from DRAM to many kinds of embedded memory (SRAM, eFlash, and eDRAM) for Logic , because of nonvolatility, excellent endurance & CMOS compatibility for these MRAMs.

2024/10/24

Mass production of STT-MRAM and its applications

TSMC to start eMRAM production in 2018

According to reports, Taiwan Semiconductor Manufacturing Company (TSMC) is aiming to start producing embedded MRAM chips in 2018 using a 22 nm process. This will be initial "risk production" to gauge market reception.



https://www.mram-info.com/tsmc-start-emram-production-2018



https://ambig.com/apollo4-plus/

Since the mass production of STT-MRAM at major foundries in 2018, the market for applications such as wearable devices and IoT edge devices has been expanding.

2024/10/24

sample.pdf

5th Annual SWTest Asia | Fukuoka, Japan, October 24 - 25, 2024

Samsung Electronics Starts Commercial Shipment of eMRAM Product Based on 28nm FD-SOI Process

Korea on March 6, 2019

Samsung's eMRAM will further strengthen the company's technology leadership in embedded memory

Samsung Electronics the world leader in semiconductor technology, today announced that it has commenced mass production of its first commercial embedded magnetic random access memory (eMRAM) product based on the company's 28nanometer(nm) fully-depleted silicon-on-insulator (FD-SOI) process technology, called 28FDS.

https://news.samsung.com/global/samsung-electronics-starts-commercial-shipment-ofemram-product-based-on-28nm-fd-soi-process

https://www.techinsights.com/ja/node/34597

5

STT-MRAM Market Forecast by Application

MRAM REVENUE FORECAST, IN \$M - FROM 2019 TO 2029

Source: Emerging Non-Volatile Memory 2024 | Report | www.yolegroup.com



Standalone - Fast / Reliable Memory (NVRAM-like)
Standalone - Persistent Memory (NVDIMM)
Embedded - NVM for Analog IC
Embedded - NVM for CIS (Buffer RAM)
Embedded - NVM for Cache Memory for (x)PU

Standalone - Code / Data Storage (NOR-like)
Standalone - Low-Latency Storage (SCM Drives)
Embedded - NVM for MCU
Embedded - NVM for ASIC and Other
Embedded - NVM for Near- and In- Memory Computing

Embedded MRAM (eMRAM) is leading the way The primary applications are for ASICs and MPUs

Operation of STT-MRAM S **Bit line Free layer Free layer** insulato insulator **Pinned laver** $H_{(-)}H_{(+)}$ MTJ **Pinned** layer $I_{(-)}I_{(+)}$ [ၓ] 16.000 [c] **High R** Gate 14,000 Resistance ^{12,000} High F Resistance 12,000 10.000 10.000 Source Drain 8,000 Low R Low R 8,000 6.000 6,000 4.000 Si Substrate 0 H [mT] -400 -200 200 400 -1 Voltage [V] MTJ R - H Characteristic MTJ R - V Characteristic STT-MRAM cell T. Endoh et al., J. Low Power Electron. Appl. 8, 44 (2018). S. Ikeda et al., Nature Mat. 2010, 9, 721 (2010), H. Honjo et al., VLSI 2015,

MRAM (Magnetoresistive RAM) consists of a MTJ (Magnetic Tunnel Junction) and a transistor
 MTJ consists of two ferromagnets, with two states

(i) Magnetization parallel \Rightarrow Low R (ii) Magnetization Antiparallel \Rightarrow High R > "1" and "0" is recognized according to the direction of magnetization (R Difference) ^{2024/10/24} 5th Annual SWTest Asia | Fukuoka, Japan, October 24 - 25, 2024

Requirements for STT-MRAM wafer test

Spintronics-based memory

(STT-MRAM)

Current CMOS-based memory (DRAM, NAND Memory, SRAM, etc...)



To evaluate spintronics devices (STT-MRAM), it is necessary to observe both electrical and magnetic properties at the same time Need to incorporate a magnetic field measurement system 2024/10/24

5th Annual SWTest Asia | Fukuoka, Japan, October 24 - 25, 2024

Memory test system

R&D scheme for spintronics-based LSI testing



CIES: Center for Innovative Integrated Electronic Systems

2024/10/24

Challenges in the current STT-MRAM test system



So far, we have developed Proto-type and 1st -Generation systems. However, to improve evaluation efficiency, the following functionality enhancements are required:
 (1) Wider area (120 mm□) magnetic field application function (± 100 mT) for mass production evaluation (Wide magnetic field mode)
 (2) High magnetic field application function (± 450 mT) for detailed evaluation (High magnetic field mode) In addition, the above functions must be compatible with standard \$520mm probe card.

Also, Support for testing over a wide temperature range (-40 to 150°C) is required for reliability evaluation.

2024/10/24

Introduction

Development of test system

Measurement results using developed STT-MRAM test system

Conclusion & Future Plan

Issues of 1st Generation test system



When attempting to apply a magnetic field over a wider area or a higher strength, issues such as magnetic field leakage and heat transfer become apparent.

Solutions to Magnetic Field Application Issues



To solve Issues when high magnetic fields is applied •Leak magnetic field => Magnetic shield, Non-Magnetic material •Heat transfer => Indirect liquid cooling, Dry air

2024/10/24

Developed 2nd Generation Test System Appearance

Test Head & Electromagnet

Tester Main Frame (T5832)



Power Unit for Electromagnet

Prober (UF3000LX) Probe Card

These pictures were taken at CIES

2nd Generation test system consists of some parts to achieve requirements > Magnetic field control & Temperature control

5th Annual SWTest Asia | Fukuoka, Japan, October 24 - 25, 2024

Chiller Unit

Performance of Developed 2nd Generation Test System



Specification	2 nd Generation System - This Work -	1 st Generation - Previous Work -		
Tester	T5832	T5822		
Tester-Prober docking	Direct	Direct		
Electromagnet	2-Mode Support Wide Magnetic mode: ± 150mT max @120mm□ High Magnetic mode: ± 450mT max @ 10mm□	± 160mT max @50mm□		
Probe Card Size	φ520mm	φ480mm		
Test Temperature	-40 ~ 150°C (Automotive application)	Room Temperature		

2nd Generation (with standard φ520mm probe card) support 2-field modesWide magnetic field mode (for mass production evaluation)High magnetic field mode (for detailed evaluation): ± 450mT max @ 10mmAlso, 2nd Generation support for testing in the wide temperature range (-40~150°C) for automotive devices2024/10/245th Annual SWTest Asia | Fukuoka, Japan, October 24 - 25, 202415

Introduction

Development of test system

Measurement results using developed STT-MRAM test system

Conclusion & Future Plan

56Mb STT-MRAM Test Chip fabricated by CIES used and Electromagnets with two magnetic field modes





56Mb STT-MRAM chip fabricated in 300mm wafer Electromagnets with two magnetic field modes installed in the test head

The test chip is fabricated in 300 mm wafer using CIES process line of TU. We evaluated 56Mb STT-MRAM utilizing memory test system (T5832) installed at CIES. In the 2nd generation test system, an electromagnet with two magnetic field modes was developed to be installed in the test head.

2024/10/24

Pass bit rate as a function of Applied High Magnetic Field





Pass bit rate vs Applied Magnetic field

We evaluated the pass bit rate vs applied magnetic field using high magnetic field mode. We observed resistance state can be switched between "0" and "1" states using electromagnet. 2024/10/24

Write Shmoo measured under Wide Magnetic Field mode





(2) "1" Write/Read

1=	0 mT	Write pulse width (ns)					
	Write Vdd(V)	1	11	21	31	41	51
	0.8						
	0.9						
	1						
	1.1						
	1.2						
	1.3						

/ =	75 mT	Write pulse width (ns)					
	Write Vdd(V)	1	11	21	31	41	51
	0.8						
	0.9						
	1						
	1.1						
	1.2						
	1.3						

 100 mT	Write pulse width (ns)					
Write Vdd(V)	1	11	21	31	41	51
0.8						
0.9						
1						
1.1						
1.2						
1.3						

We evaluated the Write Shmoo using wide magnetic field mode

For the used test chip, the magnetic field above 75mT affect the write property.

As described above, we were able to verify the functionality of the two magnetic application modes in our developed STT-MRAM test system.

Introduction

Development of test system

Measurement results using developed STT-MRAM test system

Conclusion & Future Plan

Conclusion & Future plan

Development of STT-MRAM Test System (2nd Generation test system)

We have developed a new concept STT-MRAM test system that realizes high evaluation efficiency with two magnetic field application modes (see below), based on the 300 mm mass production evaluation equipment technologies of the memory tester, full auto prober, and standard \$\phi20 mm probe card.

(1) Wide magnetic field mode (for mass production evaluation) : ± 100mT max @ 120mm

: ± <u>450mT max</u> @ 10mm □

(2) High magnetic field mode (for detailed evaluation)

Device measurement results using 2nd Generation test system

- 56Mb STT-MRAM chip as Practical capacity memory was evaluated using 2nd Generation test system ٠
- In the high magnetic field mode (-200mT to 200mT), the resistance state of the cell could be flipped from "0" to "1" or "1" to "0" with magnetic writing (not STT writing)
- Write Shmoo measurements were carried out in wide magnetic field mode (-100 mT to 100 mT) while applying a magnetic field.

> As a result, we were able to verify the functionality of the two magnetic application modes in our developed 2nd Generation STT-MRAM test system.

Next step

In the present study, measurements were carried out at a chuck temperature of 25°C.

In the future, evaluation under low temperature (-40°C) to high temperature (150°C) environments will be carried out for in-vehicle device evaluation.

2024/10/24

Acknowledgment

- This work was supported by the STT-MRAM Program on the CIES Consortium, JST-OPERA under Grant JPMJOP1611, NEDO under Grant P18014 and P12004, and Ministry of Education, Culture, Sports, Science and Technology (MEXT) Initiative to Establish Next-generation Novel Integrated Circuits Centers (X-NICS) Grants JPJ011438.
- Special thanks to MJC (Micronics Japan) for their cooperation in designing and manufacturing probe cards.
- The authors wish to thank Mr. Mitsuo Yasuhira for his great help in technical support in this project at CIES, Tohoku University.

Thank you

2024/10/24