socionext

New wafer testing challenges for leading-edge SoC products ~SWTest Asia 2024 Japan industry vision presentation~

Tetsu Ozawa



Production & Quality Management Group

Product Engineering Division

Socionext Inc.

Agenda

About Socionext

2

3

Technology trends for our leading-edge SoC products

New wafer test technology challenges for leading-edge SoC

- High-power control wafer testing
- High-speed wafer testing
- Linking and further utilizing big data
- Yield control by real-time adaptive testing

4

Conclusion

1. About Socionext (Business Overview)

A "Solution SoC" company with rich experience in diverse markets leading innovations with customers around the world.



*1: Numbers of employees and engineers are on a consolidated basis

*2: Number of staff working in divisions relating to technical development and analysis in and outside Japan

*3: Classifications of these business models are based on our own assessment

*4: Market Size estimated by Socionext based on Omdia data "Competitive Landscaping Tool CLT, Annual- 4Q23". All market sizes are calculated in terms of USD-based revenue

1. About Socionext ("Solution SoC" Business Model)

- The primary difference between "traditional ASIC"^{*} and "Solution SoC" is how to interface with customers
- The primary difference between "Solution SoC" and "ASIC designed by ASSP vendors"^{*} is the breadth of optional customization



*: This slide is an image based on the company's recognition.

This graphic provides an illustrative framework of the types of industry players based on the company's classifications.

1. About Socionext (Locations Japan and Global)

Worldwide Support Organization Provides High Quality Service to Customers



Socionext Group

Socionext Inc.

Shin-Yokohama(GHQ), Kyoto, Nagoya, Mizonokuchi, Sendai, Taipei, Kaohsiung

Socionext America Inc.

Milpitas(CA), Detroit(MI), Bangalore(India)

Socionext Europe GmbH Langen, Munich(Germany)

Socionext Technology Pacific Asia Ltd. Hong Kong Socionext Technology (Shanghai) Co.,Ltd. Shanghai, Shenzhen Socionext Taiwan Inc. Taipei Socionext Korea Ltd. Seoul

2. Technology trends for leading-edge SoC products (HPC)

Focus segment for Data Center & Networking



Created by SOCIONEXT based on 2 Shreyas Saxena et al. [2303.11525] Sparse-IFT: Sparse Iso-FLOP Transformations for Maximizing Training Efficiency (arxiv.org) IEA "Electricity 2024 Analysis and forecast to 2026"

Copyright 2024

6

3 https://lambdalabs.com/blog/demystifving-gpt-3

2. Technology trends for leading-edge SoC products (HPC)

AI & Network trend

- ✓ Data center semiconductors will continue to drive technology.
- \checkmark On the other hand, it is also a factor contributing to the global power challenge.
- ✓ Socionext aims to balance technology evolution and power challenges with Integrated Technology.

Symphony of technological breakthroughs

Chiplet package experiences



2. Technology trends for leading-edge SoC products (Automotive)

Automotive architecture evaluation

- As autonomous driving levels evolve, E/E architecture shifts from distributed to domain/zone architectures.
- An increasing need for high-performance, leading-edge SoC is increasing with customers (OEM, new ventures, etc.) seeking differentiation and # of ECU optimization



> Targeting Compute requirements going to 10's of K to 100's of K DIMPS/TOPS



ADAS-compute architecture

- Automotive ADAS is Datacenter in CAR with Camera/LiDAR/Radar Sensor fusion
- Automotive ADAS requirements similar to Datacenter: Customers requiring leading foundry technology node



Custom SoCs for Automotive

- Create and manufacture dedicated SoC to Automotive application with customer requiring specifications
- Cooperate to define SoC architecture together so that only one SoC and No overhead and suitable functionality and performance
- Integrate customer designed logic in to SoC
- Available to use Si confirmed IP and edge packaging technique used in other Automotive Center SoC

2. Technology trends for leading-edge SoC products

Deep dive into leading-edge process technology

Scaling roadmap of device architecture



Drive SoC scaling with leading-edge technology

Boosting circuit density by technology node migration

Area trend where the same function is realized (Area of 90nm is 1).



Chiplets concept

Breaking the limits of a single chip performance with

optimized combination of dedicated chips

System Configuration with Multiple Chips



Chiplets Concept

	Conventional SiP	Chiplets	
Structure	A B C	A	
IF between chips	Conventional IF	Specific IF with low power and low latency	
Interconnect technology	Wire or Bump interconnection on the conventional package substrate	Wide bas parallel interconnection with fine pitch interposer and TSV- 3D stack or High speed serial interconnection or the conventional package substrate	
Performance	 ≦ Monolithic SoC * Worse power efficiency and latency 	 Monolithic SoC * To compensate the demerit of SiP by specific IF and to enable low-cost solution 	

Copyright 2024

9

2. Technology trends for leading-edge SoC products

LSI packaging technology trend Packaging technologies for application requirements



Yield improvement is key
Analysis of failure factors by test and early feedback to design/manufacturing is important.
For this purpose, advanced test technology for leading-edge SoC is required.



★ Ex. Production cost ratio Yield improvement effect : Test cost improvement effect → 10 : 1

Requirements for leading-edge SoC testing

- High-pin count, high-power control, high-speed, high precision and high-quality test in wafer test process.
- Reduction of production cost by feed forward (shift left) test contents from SLT/FT result to wafer test process.



High-power control wafer test (leading-edge SoC temp control issues 1)

Test temp guarantee for advanced SoC's large temp(Tj) variations.

Solution ①.Evaluating new Prober/Chuck ②.Evaluating Die Level Test Solution

③.Test guard band compensation ④.Using ATC(Active Thermal Control) Handler during FT



③ Ex. temperature guarantee case



② Ex. Die level test solution



Die level test

When the temp of the die being tested increases, the temp of the surrounding die also increases.

The dies with different temp tendencies can be tested separately.

④Ex. FT ATC use case



High-power control wafer test (leading-edge SoC temp control issues 2)

Accurate measure of temp sensor IP (write temp trimming result to E-fuse in SoC)

Several temp environmental errors occur in the wafer test process during temp sensor measurement

(1,2,3) have variation errors and (4,5,6) have fixed errors). The temp sensor can correct the result by the

trimming function, but if there is an error in the temp measurement, it cannot correct accurately.



High-speed wafer test

In leading-edge SoC, the manufacturing cost(Chip/PKG/HBM) and the quality improvement requirement (ADAS(high detection rate requirement), HPC (silent data corruption)) are big issues.

We need high-speed I/F wafer testing and better the characteristics of high-speed probe cards.

Probe card trends for advanced SoC (Our company survey)

	FY2024	FY2025	FY2026	FY2027
Bump pitch	Min 150-130	μm	Min 110µm	Min 100µm
		Spring/Cob	ra → MEMS probe	
Pin counts	Max 20k-pins	Max 30)k-pins	Max 40k-pins
	High force probe → Low force probe/High strength structure			
Test speed	64 Gbps		112 Gbps	224 Gbps
	Standard probe → Short probe/Coaxial probe/Hybrid probe			
Max current	Max 150A		Max 300A	Max 400A
		Standard probe → Hyb	rid probe/Probehead-Plating	

High-speed wafer test

The leading-edge SoC require consideration of high-speed signal integrity, integration of high-power density and temp management as wafer testing.

To address these challenges, Socionext is currently collaboration with MPI to design and evaluate probe cards for new advanced chiplet products.

MPI is a reliable probe card partner with excellent support in Taiwan that can provide the high-speed, high-accuracy and customizability required for advanced SoC products.



socionext XMPI





Linking and further utilizing big data

We can share the analysis results of manufacturing data of all products instantaneously from manufacturing bases in the world such as Taiwan. We have already established big data application flow from development to mass production. We have established high-quality and stable product supply as a fabless enterprise by these data cooperation.



• Utilization of big data from development to mass production

Yield control by real-time adaptive testing

- Consolidate and link existing big data and AI/ML for yield prediction and analysis to further improve yield and quality.
- Adaptive test technology which changes test condition from the analysis result in real time is necessary for the realization.
- Socionext collaboration with National Instruments (Optimal Plus), which has a lot of technology and experience in this field.
- We have already applied the adaptive test in several products, and the near real time adaptive test is also under final feasibility study.

NI + Edge Solutions

Offering	Model Execution	Use Cases	Systems	Execution Timing
Near Real Time	Run Level	Offline Data Feed Forward (For Smart Operation Flow Re- binning)	NI	Cached @ Run start (offline)
Real Time	Device Level	Offline Data Feed Forward with Online Data (Advanced Binning)	NI NI + ACS NI + Archimedes	100's msec
Ultra Real Time	Test Level	Offline Data Feed Forward with Inline Data (Smart Test Flow)	NI + ACS/Teradyne	10's msec

II Near Real Time Solutions



Advanced Semi Test Flows



In Deployment

Near Real Time Option:

- Customer or NI developed ML Models
- Model delivery and Data Feed Forward thru NI Edge Proxy Server
- Run level (lot to lot) or device level Model Execution thru

Dockers and Test Program API

<u>Use Case:</u> Device binning for reduced post test operations (BI/SLT)

■ Yield control by real-time adaptive testing

NI Edge

Server

Server

Other data

- We are considering the application of ultra real time solution as a future target. We will need collaboration with NI and ACS, who have a lot of technology and experience in this field.
- Chiplet products have variety of potential defects, and testing of these potential defects can result in significant losses.
- As a countermeasure, we are considering applying ultra real time test solution based on the history of big data and AI/ML results of each chip.

Ultra Real-Time Solution

OSAT

Fest cell

V93000 system

Source: NI(Emerson)

R

D

NI + Edge Solutions

ACS Intainer Hub

Laite

ACS Edge

with GPU

ne solution as a	Offering	Model Execution	Use Cases	Systems	Execution Timing
ld. and testing of	Near Real Time	Run Level	Offline Data Feed Forward (For Smart Operation Flow Re- binning)	NI	Cached @ Run start (offline)
ses. ; ultra real time AI/ML results	Real Time	Device Level	Offline Data Feed Forward with Online Data (Advanced Binning)	NI NI + ACS NI + Archimedes	100's msec
,	Ultra Real Time	Test Level	Offline Data Feed Forward with Inline Data (Smart Test Flow)	NI + ACS/Teradyne	10's msec
NI Rules+ Manager or Cel	ntral System		Chiplet Products Advanced process 		

- Advanced process
- some core chips + some HBM

Chiplet Test Fails on due to:

- **Bad Unit**
- Lower Margin / Out of Spec Limits
- Assembly Issue
 - Corrupted circuit
- Measuring System
- Weak Contact
- Site by Site difference
- Repeatability
- Accuracy
- Temperature

Yield Loss that caused by technology limitations

Reduce Failure Judgement on Good units

- Recovery failed units by AI/ML technology if possible - Retest with spec change
 - Skip Tests
 - Grade Sorting

Assembly data

OSAT (Assembly)

Wafer Test.

eTest data

NI Data Analytics Solution

ACS Nexus

Encrypted Ethernet

Data Modeling

NI Edge

Proxy Server

Proxy+

Host controller

Data

Rule Management/publication

NI Edge

Proxy Server

Model

4. Conclusion

Conclusion of the presentation

Change in testing with leading-edge SoC

- Yield improvement is key demand for improved yield
- Importance of failure factor analysis by testing
- Importance of early feedback to design and manufacturing by testing
- Expectations for "Shift Left" Improved wafer test technology

Challenge for new test technology

- Temp control technology
 Test temp assurance issue
 Test temp accuracy issue
 Die level test solution
 Wafer level ATC solution
- High-speed wafer test
 Hybrid probe card technology
- Big data linkage Real-time testing using big data and AI/ML

Importance of collaboration with test partners

- Test partner support for new test challenges
- Let's great advanced test challenge together and grow together.

We will continue to provide high quality and stable supply of leading-edge SoC products of Socionext to various customers using advanced test technology. We need the support of our testing partners to take on new testing challenges. We ask for your support and cooperation, and we would like to take on this great challenge and advance together.

SOCIONEXt