



# Space Transformer Organic Technologies for Next-Generation Probe Card Substrates



**Yo Nozaka**  
**FICT LIMITED**

# Outline

- **Introduction**

- Background
- Demand for Probe Card
- Manufacturing Structure Selection
- Goals/Challenges

- **Latest Development Status of Space Transformer Organic**

- TOPIC 1 : Pin Count Increase (Multi-DUTs)
- TOPIC 2 : Fine Pitch Development
- Future Challenges

- **Breakthrough Technology : G-ALCS (Multi Layer Glass Substrate)**

- What is G-ALCS?
- Characteristics of G-ALCS
- Our Technology Roadmap


- **Conclusion**



## FICT History


**1967**

**FUJITSU LIMITED  
(PCB Division)**



**2002**


**FUJITSU INTERCONNECT  
TECHNOLOGIES LIMITED**



**2022**

**FICT**


**FICT LIMITED**



©RIKEN



# Evolution of FICT Probe Card Substrates



# Demand for Probe Card


## Pin Count Increase (Multi-DUTs)

for Test efficiency



## Fine Pitch


for Chiplet,  
2.xD/3D assembly



Demand

## High Power

- Power control, High current





## High Speed

- 5G/6G, Big data transmission



# Manufacturing Structure Selection

Specifications	Build up		Thin film	
High density	Good	<p><u>Core + Build up</u></p>  <p>Build up Core Build up</p>	Excellent	<p><u>Core + Thin film</u></p>  <p>Thin film Core</p>
Layer #	Good		Poor	
Electrical properties (SI, PI)	Good		Poor	
Power delivery structure	Good		Poor	
Productivity	Good		Poor	
Cost (NRE, Material, Yield)	Good		Poor	
Lead time	Fair		Fair	
Comments	Generally superior properties (No critical disadvantages)		Superior on high density routing	

**Build up structure can be applied to a wide range of existing products.  
By unleashing its potential, we aim to offer higher-performance products.**


# Goals/Challenges

## TOPIC 1

### Pin Count Increase (Multi-DUTs)

**Goal : 100K pins by 2024**  
**200K pins by 2030**

Pin count evolution estimation



Source: FICT LIMITED

### Challenge :

Increasing build up layers up to 20 and more

## TOPIC 2

### Fine Pitch Development

**Goal : 45μm pitch by 2024**  
**30μm pitch by 2026**

Min. Bump pitch scale roadmap for chiplet interposer

(unit : μm)

Material	2019	2022	2025	2028	2031
Organic interposer	50	45	40	40	30
Silicon interposer	40	35	30	20	20

Source: [Heterogeneous Integration Roadmap. IEEE](#)

### Challenges :

1. Fine via pitch by using thin build up structure
2. Pad position control by lowering substrate CTE




# Goals/Challenges

## TOPIC 1

### Pin Count Increase (Multi-DUTs)

Goal : 100K pins by 2024  
200K pins by 2030



Source: FICT LIMITED

### Challenge :

Increasing build up layers up to 20 and more

## TOPIC 2

### Fine Pitch Development

Goal : 45 $\mu$ m pitch by 2024  
30 $\mu$ m pitch by 2026

Min. Bump pitch scale roadmap for chiplet interposer  
(unit :  $\mu$ m)

Material	2019	2022	2025	2028	2031
Organic interposer	50	45	40	40	30
Silicon interposer	40	35	30	20	20

Source: [Heterogeneous Integration Roadmap. IEEE](#)

### Challenges :

1. Fine via pitch by using thin build up structure
2. Pad position control by lowering substrate CTE



# Approach to Keep up with Pin Count Increasing Trend



Pin count increasing

I/O nets increasing

Routing area increasing

High build up layers

Large size

⚠ ASSEMBLY PROCESS

Fine L/S

⚠ SI PERFORMANCE



## Essential technologies to increase build up layers

Technology 1

Laser via stress  
reduction by small CTE  
mismatch

Technology 2

Laser via shape imp. by  
process tuning (Laser  
via drilling, Desmear)

Technology 3

Flat dielectric/Cu plating  
surface

Technology 4

Layer to layer position  
accuracy improvement

Main focus in this presentation



# Thermal stress due to CTE mismatch

## Mechanism 1

(Build up 39ppm/**Cu** 16.5ppm)

RT

HT




**Stress due to thermal expansion mismatch**

## Mechanism 2



(Build up 39ppm/**CORE** 14ppm)

RT

HT



Strain by  
Poisson's ratio ②







**Stress caused by combination with Mech. 1**

# Test Vehicle Specification (Increasing Build up Layers)

Specifications		Conventional		(New) Low CTE material			
Substrate size		100mm*100mm*3mmt		100mm*100mm*3mmt			
Layers		20-8-20		20-8-20			
CTE [ppm]	Core	Δ 25	14	-57%	6	Δ 14	
	Build up film		39		-49%		20
	Copper		16.5		16.5		Δ 3.5
Modulus [GPa]	Core	Δ 22.5	26.5	+28%	34	Δ 3.5	
	Build up film		5		+160%		13
	Copper		130		130		
Build up film thickness		30μm		30μm			
Laser via diameter		40μm		40μm			
DUT pad diameter		60μm		60μm			
DUT pitch		80μm		80μm			

# Results (Thermal Cycle Test)

Test condition : Reflow 235deg.C x 6times + TC 50, 100, 200, 300cycles


	Conventional				(New) Low CTE material			
Thermal cycle	50cyc	100cyc	200cyc	300cyc	50cyc	100cyc	200cyc	300cyc
Result	PASS	PASS	FAIL	FAIL	PASS	PASS	PASS	PASS
Cross section after TC 300cyc  Laser via dia. : $\phi 40$	 				 			

Reliability was improved by controlling CTE mismatch among Cu/Build up/Core.  
100K pins structure with 20 build up layers is in mass production.




# Results (CTE and Warpage)

## CTE measurement and simulation



## Warpage measurement




**CTE and warpage was improved by applying low CTE material set.**

# Goals/Challenges

## TOPIC 1

### Pin Count Increase (Multi-DUTs)

Goal : 100K pins by 2024  
200K pins by 2030



Source: FICT LIMITED

### Challenge :

Increasing build up layers up to 20 and more

## TOPIC 2

### Fine Pitch Development

Goal : 45 $\mu$ m pitch by 2024  
30 $\mu$ m pitch by 2026

Min. Bump pitch scale roadmap for chiplet interposer

(unit :  $\mu$ m)

Material	2019	2022	2025	2028	2031
Organic interposer	50	45	40	40	30
Silicon interposer	40	35	30	20	20

Source: [Heterogeneous Integration Roadmap. IEEE](#)

### Challenges :


1. Fine via pitch by using thin build up structure
2. Pad position control by lowering substrate CTE

# Goals/Challenges

## TOPIC 1

### Pin Count Increase (Multi-DUTs)

Goal : 100K pins by 2024  
200K pins by 2030



Source: FICT LIMITED

### Challenge :

Increasing build up layers up to 20 and more

## TOPIC 2

### Fine Pitch Development

Goal : 45 $\mu$ m pitch by 2024  
30 $\mu$ m pitch by 2026

Min. Bump pitch scale roadmap for chiplet interposer

(unit :  $\mu$ m)

Material	2019	2022	2025	2028	2031
Organic interposer	50	45	40	40	30
Silicon interposer	40	35	30	20	20


Source: [Heterogeneous Integration Roadmap. IEEE](#)

### Challenges :

1. Fine via pitch by using thin build up structure
2. Pad position control by lowering substrate CTE


# Challenge 1 : Fine Via Pitch by Using Thin Build up Structure

- Concept of fine pitch development




## Bad shape

High aspect ratio  
(**Fine** laser via / **Thick** build up)



## Good shape

Low aspect ratio  
(**Fine** laser via / **Thin** build up)



**For fine pitch laser, control of aspect ratio (laser via/build up thickness) is important.**



# Test Vehicle Specification

## (Challenge 1 : Fine Via Pitch)


Specifications		Conventional build up & Low CTE material	(New) Thin build up & Low CTE material
Substrate size		72mm*72mm*3mmt	72mm*72mm*3mmt
Layers		16-8-16	16-8-16
CTE [ppm]	Core	6	6
	Build up film	20	20
	Copper	16.5	16.5
Modulus [GPa]	Core	34	34
	Build up film	13	13
	Copper	130	130
Build up film thickness		30μm	15μm
Laser via diameter		40μm	20μm
DUT pad diameter		60μm	30μm
DUT pitch		80μm	45μm

-50%


-44%

# Results (Challenge 1 : Fine Via Pitch)

## 80μm pitch (Conventional)




## 45μm pitch (New)



## 30μm pitch

**Under development**




45μm pitch with  $\phi 20\mu\text{m}$  laser via was developed by using thin build up structure.

# Goals/Challenges

## TOPIC 1

### Pin Count Increase (Multi-DUTs)

Goal : 100K pins by 2024  
200K pins by 2030



Source: FICT LIMITED

### Challenge :

Increasing build up layers up to 20 and more

## TOPIC 2

### Fine Pitch Development

Goal : 45 $\mu$ m pitch by 2024  
30 $\mu$ m pitch by 2026

Min. Bump pitch scale roadmap for chiplet interposer

(unit :  $\mu$ m)

Material	2019	2022	2025	2028	2031
Organic interposer	50	45	40	40	30
Silicon interposer	40	35	30	20	20




Source: [Heterogeneous Integration Roadmap. IEEE](#)

### Challenges :

1. Fine via pitch by using thin build up structure
2. Pad position control by lowering substrate CTE

# Challenge 2 : Pad Position Control by Lowering Substrate CTE

- Pad position shift by thermal expansion




**Influence of thermal expansion becomes larger as DUT pads become smaller.  
CTE has to be lowered at the same time as fine pitch development.**



# Challenge 2 : Pad Position Control by Lowering Substrate CTE

## • Methods for lowering substrate CTE

	Methods	Status					
1	Core thickness increase by applying thin build up structure  <b>Main focus in this presentation</b>	Available  <p>The diagram illustrates the process of increasing core thickness to reduce CTE. On the left, a 1.4mm thick core (CTE: 6ppm) is shown with 20ppm build up on both top and bottom surfaces. A large white arrow points to the right, where a 2.0mm thick core (CTE: 6ppm) is shown with 20ppm build up on both top and bottom surfaces. The total height of the structure on the right is 2.0mm.</p>					
2	Low CTE organic stiffener	Available <table border="1"> <tr> <td>STO</td> <td>16-8-16, 3mmt, 12.5ppm</td> <td rowspan="2">} Total CTE 9.7ppm</td> </tr> <tr> <td>Stiffener</td> <td>2 layers, 3mmt, 4ppm</td> </tr> </table>	STO	16-8-16, 3mmt, 12.5ppm	} Total CTE 9.7ppm	Stiffener	2 layers, 3mmt, 4ppm
STO	16-8-16, 3mmt, 12.5ppm	} Total CTE 9.7ppm					
Stiffener	2 layers, 3mmt, 4ppm						
3	Further low CTE material	Under development					
4	Scaling control by estimating thermal expansion	Available					


# Test Vehicle Specification

## (Challenge 2 : Pad Position Control)

Specifications		Conventional build up & Low CTE material	(New) Thin build up & Low CTE material
Substrate size		72mm*72mm*3mmt (Core : 1.4mmt)	72mm*72mm*3mmt <b>(Core : 2.0mmt)</b>
Layers		16-8-16	16-8-16
CTE [ppm]	Core	6	6
	Build up film	20	20
	Copper	16.5	16.5
Modulus [GPa]	Core	34	34
	Build up film	13	13
	Copper	130	130
Build up film thickness		30μm	<b>15μm</b>
Laser via diameter		40μm	<b>20μm</b>
DUT pad diameter		60μm	<b>30μm</b>
DUT pitch		80μm	<b>45μm</b>

# Results (Challenge 2 : Pad Position Control)

## Substrate structure and CTE



## Thermal expansion (25 to 150deg.C)

Temp.	Conventional build up & Low CTE material	(New) Thin build up & Low CTE material
RT	0μm	0μm
HT	<p><b>+48μm</b></p>	<p><b>+39μm</b></p>

**-19%**


**Pad position accuracy was improved by lowering substrate CTE.**

# Future Challenges

		TOPIC 1 : Pin Count Increase	TOPIC 2 : Fine Pitch Development
Goal		100K pins by 2024 200K pins by 2030	45μm pitch by 2024 30μm pitch by 2026
Challenges		Increasing build up layers up to 20 and more	1. Fine via pitch by using thin build up structure 2. Pad position control by lowering substrate CTE
Results		100K pins structure with 20 build up layers was realized by controlling CTE mismatch.	1. 45μm pitch structure was developed by using thin build up structure. 2. Pad position accuracy was improved by lowering substrate CTE.
Future Challenges	Near future	200K pins structure development by 2030 ⇒ Increasing build up layers up to 30	Development of fine pitch of 30μm by 2026 ⇒ Further thin build up structure
	Beyond 2030	Lowering CTE and warpage of substrate with higher build up layers ⇒ <b>G-ALCS Technology (Glass Substrate)</b>	Development of fine pitch of 20μm ⇒ <b>G-ALCS Technology (Glass Substrate)</b>



# G-ALCS Technology (Glass Substrate)




**G**lass **A**ll-**L**ayer Z-**C**onnection **S**tructure Technology


# What is G-ALCS?

## Current technology

### F-ALCS



High layer PCB




STO with F-ALCS core




## New technology

### G-ALCS

#### Glass All Layer Z-Connection Structure



Conductive paste







Through Glass Via (TGV)


#### Features and benefits of our glass lamination

Feature	Benefit
Stack of thinner TGV	Yield and lead time imp. for high aspect ratio
Resistance to bending	Higher tolerability
Stack of glass	Components embedding
Any layer routing	Design flexibility
Low warpage	Fine pitch routing



# Glass Core Space Transformer


	Organic core	Glass core
Structure		 <div>  <p>Ex : 4L Core</p>  <p>Ex : 2L Core</p> </div>
CTE	6-16ppm/°C	3-7ppm/°C
Modulus	10-40GPa	50-90GPa
Tg	150-300°C	>600°C
tanδ	0.003-0.01	0.001
Roughness	0.1-1.0	<0.05






# Characteristics of G-ALCS

## CTE measurement






## Warpage measurement






# Future Challenges with G-ALCS

		TOPIC 1 : Pin Count Increase	TOPIC 2 : Fine Pitch Development
Goal		100K pins by 2024 200K pins by 2030	45μm pitch by 2024 30μm pitch by 2026
Future Challenges	Beyond 2030	Lowering CTE and warpage of substrate with higher build up layers ⇒ G-ALCS Technology (Glass Substrate)	Development of fine pitch of 20μm ⇒ G-ALCS Technology (Glass Substrate)
G-ALCS Technology		<div>Material properties allowing Low CTE and Warpage</div> <div></div>	<div>20μm pin pitch by G-ALCS core with ultra thin build up structure</div> <div></div>

# Our Technology Roadmap



# Conclusion

- **Latest Development Status of Space Transformer Organic**
  - Achievements
    - 100K pins structure with 20 build up layers
    - 45 $\mu$ m pin pitch using thin build up structure
    - Higher pad position accuracy by lowering substrate CTE
  - Future Challenges
    - 200K pins structure with build up layers up to 30 by 2030
    - 30 $\mu$ m pin pitch using further thin build up structure by 2026
- **Breakthrough Technology : G-ALCS (Future challenges beyond 2030)**
  - Lowering CTE and warpage of substrate with higher build up layers
  - 20 $\mu$ m pin pitch by G-ALCS core with ultra thin build up structure

# THANK YOU !

If you have any questions, feel free to visit our Booth (No.307)  
Or send an e-mail : [fict-exhibition@fict-g.com](mailto:fict-exhibition@fict-g.com)

Latest Information Available on:



[fict-g.com/en/](https://fict-g.com/en/)



[@fict9961](https://www.youtube.com/@fict9961)



[FICT LIMITED](#)