



Challenges and Improvement Actions for HPC Wafer Testing



Oscar Lee
HI Tsai
TSMC


Hsinchu, Taiwan, October 26-28, 2022

Overview

- **Introduction**
- **HPC Challenges**
 - **High Force**
 - **High Power**
 - **High Temperature**
- **Summary**


HPC Demand

- The demand of HPC (High Performance Computing) growth rapidly.





HPC Testing Challenges

- With the development of technology node and advanced integration process, the device complexity increase.



HPC Testing Challenges



- High Force, High Power, and High Temperature are the challenges for HPC testing.



HPC Testing Challenges – High Force

- **Observation**

➤ For high pin count probe card, AOT decrease obviously caused by PCB deformation.





Pin Count/ Force \uparrow
PCB Warpage \uparrow
AOT \downarrow

HPC Testing Challenges – High Force

- Improvement Action

- Improve AOT 43% by (1) Stiffener Structure Enhancement (2) Material Enhancement.



HPC Testing Challenges – High Force


- Observation

- The non-uniform AOT is observed with high pin count testing.


Difference of AOT is observed with high pin count P/C

WAFER CENTER VS EDGE

● Edge ● Center








Chuck Deflection issue



HPC Testing Challenges – High Force

- Improvement Action
 - Enable chuck offset function to compensate chuck bending issue.




Move opposite direction compensate shift


HPC Testing Challenges – High Power

- Observation

- The higher tip burnt rate is observed in HPC testing.





Current > CCC (Current Carry Capability)





HPC Testing Challenges – High Power

- Improvement Action

- Hybrid probing: The probe with higher CCC is used in pitch > 100um.



Probe type		
Pitch(um)	< 100	> 100
CCC	1.0X	<u>1.39X</u>

HPC Testing Challenges – High Power

- **Observation :**
 - Temperature accuracy and heat dissipation will be challenges under high power testing .


High Current
(>10A)



High Power Consumption
(>600W)



Temperature issue



HPC Testing Challenges – High Power

- Improvement Action

1) Index move optimization: Index move is changed from short distance to long distance to improve PCB temperature uniformity.





HPC Testing Challenges – High Power

- Improvement Action
 - Control temperature actively by multiple sensor and control zones .

As is

To be




One sensor chuck
Temp. control from 1 point temp.

Multi sensor chuck
Temp. control with individual area

HPC Testing Challenges – High Temp.

- Observation

- Due to CTE(Coefficient of Thermal Expansion) difference, the alignment of (1) Probe to MLO pad (2) Probe to bump will shift at high temperature testing condition.



HPC Testing Challenges – High Temp.



- Improvement Action

➤ To improve the alignment, we can optimize below factors.

Parts	Key Factors	Controllable
MLO	Pad size	O
	Manufacture Tolerance	O
	CTE	X
Probe Head	Scaling	O
	CTE	X
Wafer	Probing Area	O
	Pitch	X
	CTE	X
	Testing temperature	X
	Bump size	X
Prober/ Chuck	CTE	X
	Alignment Technology	O

HPC Testing Challenges – High Temp.


- Improvement Action for (1) Probe to MLO pad alignment
 - Control the scaling of MLO dimension toward negative tolerance.
 - Enlarge MLO Pad size to avoid contact issue.
 - Design scaled UD to compensate MLO thermal expansion.





HPC Testing Challenges – High Temp.

- Improvement Action for (2) Probe to bump alignment
 - Constrain probing area.
 - Design scaled LD to compensate wafer thermal expansion.

For example:




Constrain probing area



Design scaled LD to compensate


HPC Testing Challenges – High Temp.

- Improvement Action for (2) Probe to bump alignment
 - Execute preheat function and total alignment before testing to make sure needle height and wafer position are stable after thermal expansion.



HPC Testing Challenges – High Temp.


- Improvement Action for (2) Probe to bump alignment
 - 4) Enable more pin alignment function to make sure precise alignment.



$$\text{Probe Center } (\theta) = \text{Pin data angle}(\theta) + \text{Card angle}(\theta) + \text{Offset}$$

HPC Testing Challenges – High Temp.

- Improvement Action for (2) Probe to bump alignment
 - 5) Enable Pad to Pin check function to forecast contact position and pre-alert before production.



Summary

- The demand of HPC chip increase significantly.
- The challenges and improvement actions are studied.

HPC Characteristics	Challenges	Improvement Actions
Force	PCB Deformation	Enhance stiffener structure
	Chuck Bending	Enable 3D offset function
Power	Tip burnt	Hybrid probe
	Temperature control	Index move optimization
		Multiple sensor and control zones
Temperature	Probe to MLO Pad alignment	Control the scaling of MLO dimension
		Enlarge MLO Pad size
		Design scaled UD
	Probe to bump alignment	Constrain probing area
		Design scaled LD
		Enable more Pin alignment
		Enable Pad to Pin check