

Wafer Level Magnetic Testing of STT-MRAM for Process Control and Chip Sorting in Volume Manufacturing

Hermes Testing Solutions Inc.



Antoine CHAVENT, Gilles ZAHND, Nedved SIMAO, Anthony BUSSIERE, Steven LEQUEUX, Brice BLANC, Marco MANSUETO, Matthieu ODE, Eric MONTREDON, Quentin STAINER, Thierry BRUNO, Kevin LIU, Laurent LEBRUN,

Henry CHUNG, Siamak SALIMY

Hsinchu, Taiwan, October 26-28, 2022

### Outline

- Baseline Test Flow for High Volume Manufacturing
- STT-MRAM introduction and Parametric (WAT) Test
- Proposed Automated Test Equipment for MRAM Chip Probing and Wafer Sort
- Magnetic Test on 1Mb STT-MRAM Chip
  - Single Bit Magnetic Parameter Extraction within 1Mb MRAM chip
  - 1Mb Magnetic Field Immunity
- Summary

### **Baseline Test Flow for STT-MRAM in HVM**



### **STT-MRAM Introduction**

- Key cell is the Magnetic Tunnel Junction
- Integrated in the BEOL of 'CMOS like' manufacturing processes
- Two states determined by the orientation of two ferromagnetic layers separated by a tunnel barrier



- Non-Volatile, Low Power, Fast, Scalable and Endurant
- eFlash and eSRAM replacement at sub-20nm Logic Processes
- End Application: Automotive, IoT, Wearable, AI, VR/AR

SALIMY S.

### Switching Mechanism of STT-MRAM MTJs



Switching can be triggered by Temperature, Current and Magnetic Field

### **Extracted Parameters at WAT**

#### Wafer Acceptance Test

- o Wafer Level
- Test Key of Single MTjs
- Extraction of Specified Parameters
- Test Coverage:10 to 200 per wafer
- o Pass/Fail Test

.....

-



Tunnel Magneto Resistance (TMR)
Probability of Switching Field
Coercive Field → Ability to Switch
Stability Factor → Data retention

Probability of Switching Voltage Bit Error Rate (Write/Read Error Rate)

### $\rightarrow$ On individual MTJ

**IBEX-WAT** 

### How to go beyond magnetic test of single MTJ?

- STT-MRAM chips are integrating memory arrays composed of <u>Millions to Billions of MTJs</u>
- It is difficult to predict the magnetic parameters over a MB or GB arrays
- STT-MRAM is sensitive to a certain level of magnetic field : Chip resilience to external Field ?

 $\rightarrow$  Process/Magnetic distributions within STT-MRAM array cannot be seen at WAT

We propose new tool to sort MRAM chips at WS under magnetic field & temperature by:

Extracting the switching field (Hc, Δ) per each bit of MRAM array → to analyze distribution tails & weak bits
 Quantifying the field immunity of the chip → Chip resilience to external magnetic field (active/stand-by)



Speed-Up Magnetic Test

## Proposed Test Equipment for MRAM Chip Probing and Wafer Sort

Hermes Testing Solutions Inc.

### **Proposed System for MRAM Chip Probing**

### Wafer Level Test System for probing under external magnetic field

#### Generating Magnetic Field on wafer while probing the chip electrically

**IBEX-WS** 

→ With Perpendicular field → switching field
 → With 3D fields → magnetic immunity tests

10 (100) ·· (100) 0.0



## **TEST HEAD DESIGN**



### **TEST HEAD DESIGN**

**3D Magnetic Generator** Auto-alignment of magnet to probes

> Robotized FCU\* 3D mapping of projected field

\*Field Calibration Unit

3D Hall Sensor



### **3D MAGNETIC FIELD GENERATOR**



#### Perpendicular 0.80 0.16 0.70 (Tesla) 0.00 -Simulation 0.14 Measure Field (Tesla) 0.12 Field Field 0.1 0.40 0.20 0.20 0.10 0.08 0.06 Planar 0.04 0.02 0.00 0 2 3 11 12 10 Magnet to wafer spacing (mm) Stability Factor per Bit Extraction Magnetic Immunity Test



- Enable 3D field control over the test area
- Retention & field immunity testing

## FIELD GENERATION SYNCH WITH MEMORY TESTER

### Designed to operate with memory tester or Memory BIST



#### Sampling Rate mode

- Disturbance test
- Static field Bias (retention tests)

Stability Factor Extraction 

### **MAGNETIC TEST ON STT-MRAM CHIP**

### Magnetic Field

Fail

Pass

- Commercial STT-MRAM 1Mb chip
- Digital Testing
- Error Correction Code Activated
- No shielding for external magnetic field

 $\xrightarrow{}$  Extraction of magnetic parameter per each bit in 1Mb array  $\xrightarrow{}$  Switching Field to enable extraction of Hc and  $\Delta$ 

Evaluation of Magnetic Field immunity
Under 3D fields, in Stand-by and Active mode



Speed-Up Magnetic Test

# **STT-MRAM Chip Array - Magnetic Parameter Extraction** Extraction of magnetic parameter per each bit in 1Mb array



## **STT-MRAM CHIP - MAGNETIC PARAMETER EXTRACTION**

• 1MBit STT-MRAM chip illuminated by magnetic field perpendicular to the chip

### **Test Protocol**

- 1) WRITE '00 00 00 00' in all Word Lines
- 2) APPLY Field Pulse
- 3) READ 125kByte (1Mbit)
- 4) Analyze the switching per each word/bit





## **STT-MRAM CHIP - MAGNETIC PARAMETER EXTRACTION**



- Extraction of each bit switching field  $\rightarrow$  Hc and  $\Delta$  is now possible within digital chip (w/ ECC OFF)
- Enable identification of weak bit, tails distribution  $\rightarrow$  to correlate with non-persistent failures



Speed-Up Magnetic Test

# **STT-MRAM Chip Array - Magnetic Immunity** Evaluation of Magnetic Field immunity



# Magnetic Field Immunity – Stand-By Mode

> 1 Hour static field at 100mT with only Read-Out at the end



## Magnetic Field Immunity – Active Mode

> 1 Hour static field at 1kOe (perpendicular & parallel) to the DUT with Read every 3minutes





- For STT-MRAM Chip Probing and Wafer in HVM:
- We proposed to test at Wafer Sort under magnetic field to control the magnetic properties of each MTJ within the array
- We demonstrated magnetic testing capability with memory digital test:
  - To extract bits switching field distribution within the STT-MRAM array
  - To control the chip immunity to 3D external magnetic field
  - $\rightarrow$  with metrics compatible with production requirements





Speed-Up Magnetic Test

# Thank You

# SWTEST ASIA PROBE TODAY, FOR TOMORROW